



Suppressed Violation Legend










- ERC - Pin/Port Connection Mismatch
- ERC - Pin Mismatch (Input/Output/I/O/Power)
- ERC - No Driving Source
- ERC - Only One Pin
- ERC - Nets with Multiple Net Names
- ERC - Floating Input Pin
- ERC - Suppress All Violations



<> Xilinx Part Library <>

XC7Z007S-CLG400 Does not exist in the Altium Xilinx Zynq-7000 Library. However XC7Z020-CLG400 is a Migration Path from XC7Z007S-CLG400. As XC7Z020-CLG400 exists in the Altium Xilinx Zynq-7000 Library, that part has been selected as a Standin.













Xilinx ZYNQ-7000 Reset Signals

The ARM_SYS_RST# and ARM_PWR_ON_RST# are vital to the startup and operation of the ZYNQ. These pins have complex operation and an operator/designer should read in details how they function.



See 'Zynq-7000 All Programmable SoC Technical Reference Manual (V1.11 - Sept 27, 2016)' Reset Operations Section (Page 162, Boot and Configuration)



Xilinx ZYNQ-7000 Boot and Configuration

The MIO [2:8] Pins are unique in having a dual usage. These Pins initiate a Boot Mode are vital to the startup and operation of the ZYNQ. These pins have complex operation and an operator/designer should read in details how they function.


See 'Zynq-7000 All Programmable SoC Technical Reference Manual (V1.11 - Sept 27, 2016)' Boot Mode Pin Settings Section (Page 165, Boot and Configuration)



Xilinx ZYNQ-7000 Boot Mode Selection


CED_MIO (ARM_MIO)	2	3	4	5	6
JTAG Mode	0	0	0	0	0
Independent JTAG Mode	1	0	0	0	0
Quad SPI Mode	0	0	0	1	0
SD Mode	0	0	1	1	0

Refer to 'ZC702 Evaluation Board for the Zynq-7000 All Programmable SoC User Guide V1.5 - September 4, 2015' Table 1-2 in the Feature Descriptions Section (Page 16)



U_Xilinx_Zynq-7007S-DDR_Decoupling
Xilinx_Zynq-7007S-DDR_Decoupling.SchDoc

U_Xilinx_Zynq-7007S-DDR_Decoupling
Xilinx_Zynq-7007S-DDR_Decoupling.SchDoc



Title *CED - Zynq 7007S DDR Decoupling*

Size: A3 Number: 5 Revision: A




Date: 2019-07-04 Time: 9:28:35 PM Sheet 5 of 20



File: G:\Shared drives\CED - Team Drive\Design - Engineering\CED Projects\Ocelot\Altium Project\REV A.00\Xilinx_Zynq-7007S-DDR_Decoupling.Sch

*Chester Electronic Design
Guelph, Ontario
Canada*




CHESTER ELECTRONIC DESIGN







<> Xilinx ZYNQ-7000 FPGA_DONE <>
 The FPGA_DONE is Driven by the FPGA Once the FPGA is Successfully Configured/Programmed.
 See 'Zynq-7000 All Programmable SoC Technical Reference Manual (V1.11 - Sept 27, 2016)' PL User Control and Status Signals Section (Page 218, Table 6-24, PL Initialization Signals)

<> Xilinx ZYNQ-7000 FPGA_INIT_B <>
 The FPGA_INIT_B is Driven by the FPGA during Initialization Activity. Pulses on this Pin are meant to a Visually Read with an LED in Case of a Configuration/Programming Error.
 See 'Zynq-7000 All Programmable SoC Technical Reference Manual (V1.11 - Sept 27, 2016)' PL User Control and Status Signals Section (Page 218, Table 6-24, PL Initialization Signals)





<> Xilinx ZYNQ-7000 XADC <>
 The XADC in the ZYNQ-7000 is highly sensitive and has special routing requirements.
 See 'Xilinx Zynq-7000 All Programmable SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter User Guide (V1.9 - Sept 27, 2016)' PCB Design Guidelines Section (Page 80)





<> Xilinx ZYNQ-7000 FPGA_PROGRAM_B <>
 The FPGA_PROGRAM_B is an Input to the FPGA. Pulling PROGRAM_B to GND will Reset the FPGA and Restart the Configuration Process.
 See 'Zynq-7000 All Programmable SoC Technical Reference Manual (V1.11 - Sept 27, 2016)' PL User Control and Status Signals Section (Page 218, Table 6-24, PL Initialization Signals)

<> Xilinx ZYNQ-7000 FPGA_CFGBVS <>
 The FPGA_CFGBVS is an Input to the FPGA During Configuration. If Pre-Configures the I/O Standard Type for the Configuration Bank 0.
 See 'Zynq-7000 All Programmable SoC Technical Reference Manual (V1.11 - Sept 27, 2016)' PL I/O Pins Section (Page 59, Table 2-13, PL Pin Summary)





<> Xilinx ZYNQ-7000 RSVDVCC Pins <>
 The ZYNQ-7000 All Programmable SoC's have multiple RSVDVCC Pins within the Power Block of the SoC Design. These are used by Xilinx for unknown functionality and should be tied to VCCO_0. Please refer to the Zynq-7000 All Programmable SoC Technical Reference Manual (V1.11 - Sept 27, 2016) PL I/O Pins Section (Page 59, Table 2-13, Reserved Group)




PS Power-On Sequence
 VCCPINT +1.0V
 VCCPAUX/VCCPLL +1.8V
 VCCO_MIO/VCCO_DDR +1.8/+1.5V


PL Power-On Sequence
 VCCINT +1.0V
 VCCBRAM +1.0V
 VCCALIX +1.8V
 VCCO +2.5V/+3.3V

<> Xilinx ZYNQ-7000 Power Processing System <>
 The ZYNQ-7000 All Programmable SoC's are an FPGA with a ARM MicroProcessor. In some cases these require complex startup and shutdown operation if the FPGA and ARM are intended to be separated. Please refer to the Zynq-7000 All Programmable SoC PCB Design Guide V1.12 - September 27, 2016: Processing System (PS) Power and Signaling Section (Page 52)


U_Xilinx_Zynq-7007S-Power_Decoupling
 Xilinx_Zynq-7007S-Power_Decoupling.SchDoc




<> Xilinx ZYNQ-7000 XADC <>
 The ZYNQ has two 12-bit MSPS Analog to Digital Converters. The GNDADC_0 Pin (J10) is the Grounding Point for these XADC's.




ZYNQ FPGA Core Power




ZYNQ FPGA Auxiliary Power




ZYNQ ARM Internal Logic Power




ZYNQ ARM Auxiliary Logic Power




ZYNQ ARM PLL Power




ZYNQ FPGA Block RAM Power




ZYNQ XADC Power




ZYNQ ARM MIO Bank 0 I/O Power




ZYNQ ARM MIO Bank 1 I/O Power




ZYNQ FPGA Bank 0




ZYNQ FPGA Bank 13



ZYNQ FPGA Bank 34




ZYNQ FPGA Bank 35





ZYNQ ARM DDR I/O Power


>> Xilinx ZYNQ-7000 Power Decoupling <<
 The above Power Decoupling Design is taken from the Xilinx PCB Design Guide, Zynq-7000 All Programmable SoC PCB Design Guide V1.12 - September 27, 2016 Power Distribution System (Page 12, Tables 3-1 and 3-2, CLG400 Package, Z-7020 Device). It has been modified slightly to include addition 0.47uF Capacitors on Various Power Rails.




<> Xilinx ZYNQ-7000 Power Control <>
 The Xilinx ZYNQ can have its Startup Sequence Power Controlled in a variety of different manners. The circuitry herein allows for either Startup Operation from any of the Power Supply PGOOD Lines, from the +3.3V Power Rail, or from the Multi-Rail Power Monitor. In addition, the Startup Operation can then be Delayed up to 10 Seconds or have the Signal Line Inverted.














TUSB321










◁ CED OCELOT EXT_IO ▷

All of the above Selection Resistors are 0R, 0402, 1% in Value. This is to enable connection to either FPGA Connector A or B or Both.

PS Power-On Sequence		PL Power-On Sequence	
VCCPINT	+1.0V	VCCINT	+1.0V
VCCPAUX/VCCPLL	+1.8V	VCCBRAM	+1.0V
VCCO_MIO/VCCO_DDR	+1.8/+1.5V	VCCBAUX	+1.8V
		VCCO	+2.5V/+3.3V





<> LTC4415 VIN <>
 Voltage: -0.3V to +5.5V
 Current: 6A Max
 4A Control Limited


<> LTC4415 VIN <>
 Voltage: -0.3V to +5.5V
 Current: 6A Max
 4A Control Limited

<> LTC4415 Prioritized Switchover Calculations <>

Power IN/OUT 2 Enable Switchover
 $VIN1 < 0.8V * (1 + ((R1 + R2) / R3))$
 $VIN1 < 0.8V * (1 + ((100 + 10) / 21.5))$
 $VIN1 < 4.893V$

Power IN/OUT 2 Disable Switchover
 $VIN1 < (0.8V - VENTHYST) * (1 + (R1 / (R2 + R3)))$
 $VIN1 < (0.8V - 0.055V) * (1 + (100 / (10 + 21.5)))$
 $VIN1 < 3.110V$

Power Overlap
 $VOVERLAP \approx VENTH * (R2 / R3)$
 $VOVERLAP \approx 0.8V * (10 / 21.5)$
 $VOVERLAP \approx 0.372V$



◊ LTC3633 VIN ◊
Voltage: +3.6V to +15V
Current: Load Dependent

◊ LTC3633 INTVCC ◊
Voltage: +3.3V ± 7.0%
Current: 0.05A

◊ LTC3633 VOUT ◊
Voltage: +0V to VIN
Current: 3.0A

◊ LTC3633 VOUT ◊
Voltage: +0V to VIN
Current: 3.0A

Sheet Parameters:
RFB1_BUILD
RFB1_RES
RFB1_PN
RFB1_FUNC
RFB2_BUILD
RFB2_RES
RFB2_PN
RFB2_FUNC
RFREQ_BUILD
RFREQ_RES
RFREQ_PN
RFREQ_FUNC

◊ LTC3633 VOUT Calculation ◊
 $VOUT = 0.6V * (1 + (RFB / 10K))$
VOUT = _____

>> LTC3634 VIN <<
 Voltage: +3.6V to +15V
 Current: Load Dependent

>> LTC3634 INTVCC <<
 Voltage: +3.3V ± 7.0%
 Current: 0.05A

Sheet Parameters:
 RFB1_BUILD
 RFB1_RES
 RFB1_PN
 RFB1_FUNC
 RFB2_BUILD
 RFB2_RES
 RFB2_PN
 RFB2_FUNC
 RFREQ_BUILD
 RFREQ_RES
 RFREQ_PN
 RFREQ_FUNC

>> LTC3634 Channel 1 VOUT Calculation <<
 $V_{OUT} = 0.6V * (1 + (RFB2 / RFB1))$
 VOUT = _____

